We introduce the CUDA Tensor Transpose (cuTT) library that implements high-performance tensor transposes for NVIDIA GPUs with Kepler and above architectures. cuTT achieves high performance by (a) utilizing two GPU-optimized transpose algorithms that both use a shared memory buffer in order to reduce global memory access scatter, and by (b) computing memory positions of tensor elements using a thread-parallel algorithm. We evaluate the performance of cuTT on a variety of benchmarks with tensor ranks ranging from 2 to 12 and show that cuTT performance is independent of the tensor rank and that it performs no worse than an approach based on code generation. We develop a heuristic scheme for choosing the optimal parameters for tensor transpose algorithms by implementing an analytical GPU performance model that can be used at runtime without need for performance measurements or profiling. Finally, by integrating cuTT into the tensor algebra library TAL-SH, we significantly reduce the tensor transpose overhead in tensor contractions, achieving as low as just one percent overhead for arithmetically intensive tensor contractions.
INTRODUCTION
Tensors are mathematical objects that are ubiquitous in many scientific disciplines, including electronic structure theory [Bartlett & Purvis 1980] , [Bartlett & Musial 2007] , [Lyakh et al 2012] , [Lyakh & Bartlett 2014] , [Chan et al 2016] , [Nakatani & Chan 2013] , and nuclear structure theory [Hagen et al 2014] , [Signoracci et al 2015] , where they represent the many-body wave-function, quantum information science [Wang et al 2015] and quantum gravity theory [Bao et al 2015] , where they encode quantum entanglement, deep learning [Goldsborough 2016 ] and multivariate data analytics [Austin et al 2016] , where tensors reflect complex relations between objects, and bioinformatics, where tensors encode hypergraphs [Weighhill & Jacobson 2015] , for example. In our discussion, we adopt the most general definition of a tensor as a multidimensional array of data. In practice, numerical tensor algebra is mostly based on a few numeric primitives, among which the tensor contraction operation is perhaps the most important one, being a generalization of the vector-vector, matrix-vector, and matrix-matrix products from the basic linear algebra. Since a tensor contraction is essentially a partial (or full) reduction over one or more pairs of dimensions in the input tensors, it is often characterized by high compute (arithmetic) intensity, thus favoring modern manycore computer architectures. Consequently, there has been a lot of interest in recent years focused on an efficient implementation of the tensor contraction operation on shared-and distributed-memory computer platforms, including multicore [Epifanovsky et al 2013] , and accelerated node architectures (e.g., the TAL-SH library presented in this work) as well as large-scale HPC systems [Baumgartner et al 2005] , [Solomonik et al 2013] , [Rajbhandari et al 2014a,b] , [Calvin et al 2015] . Since the dense tensor contraction operation may still be sensitive to the communication/memory bandwidth, the underlying optimizations in particular included communication avoiding and communication pattern regularization [Solomonik et al 2013] , [Rajbhandari et al 2014a,b] , as well as an optimization of the memory access pattern on individual compute devices [Springer et al 2016a,b] , , [Matthews 2016 ] and efficient pipelining on accelerators.
In practice, one of the key issues in ensuring an efficient execution of a general tensor contraction on a given device has been the inefficiency of the tensor transpose operation [Lyakh 2015] , [Springer et al 2016a,b] . Since tensors are multidimensional objects, there exist a number of choices for the practical implementation of a tensor contraction. Hereafter we will call the two major algorithmic routes as direct and indirect approaches. In the indirect approach, a tensor contraction is formally transformed into the matrix-matrix multiplication (GEMM) via the tensor transpose operation, which may be required for each input/output tensor argument (up to four tensor transposes may be required in general). Here the efficiency of the tensor transpose operation is the main bottleneck as most vendor-provided GEMM routines are already highly optimized. Depending on a specific algorithm, the tensor transpose step needs to be performed either globally (HPC system level) [Solomonik et al 2013] , [Rajbhandari et al 2014a,b] or only locally (node level), dictated by the data layout. Although the optimization of the global tensor transpose operation can be vital for the performance of relevant algorithms, here we will only consider local tensor transposes since the global tensor transpose step is not necessary in general. In contrast, in the direct approach [Baumgartner et al 2005] , , [Matthews 2016 ], a tensor contraction is implemented explicitly as an optimized loop nest, without auxiliary data reshuffling, thus also avoiding the overhead associated with the temporary memory allocation required for the out-ofplace tensor transpose. The advantages of the indirect approach are (a) it is fully general with the same (optimized) routine being applicable to any tensor contraction, (b) the vendor-provided GEMM routines are usually very efficient. On the other hand, in the direct approach, a separate optimized routine may be required for each individual tensor contraction case on each distinct computer architecture, thus making it an ideal target for automated code generation. In fact, few promising efforts have been reported very recently along this route , [Nielson et al 2015] , [Matthews 2016 ]. Yet, the conceptual simplicity and generality of the indirect approach has stimulated a number of works towards optimization of the tensor transpose operation on CPU [Lyakh 2015] , [Springer et al. 2016a] , NVIDIA GPU [Lyakh 2015] , [Springer et al. 2016b] , and Intel Xeon Phi [Lyakh 2015] , [Springer et al. 2016b] . Besides, the indirect approach is the only choice in cases where the required tensor contractions are not known at compile time [Lyakh & Bartlett 2010] , .
A generic tensor transpose algorithm has been presented in Ref. [Lyakh 2015] , but the implementation of that algorithm was suboptimal in terms of performance, especially for NVIDIA GPUs. In the current work, we deliver a new optimized generic version of the tensor transpose operation for NVIDIA GPUs implemented as a standalone library under the name cuTT (CUDA Tensor Transpose). By carefully considering several limiting tensor transpose cases and introducing NVIDIA GPU specific optimizations, we are able to achieve an average performance 70-80% of the maximum achievable bandwidth on the NVIDIA Kepler, Maxwell, and Pascal GPU architectures. We compare cuTT to the auto-tuned CUDA code generation framework TTC introduced very recently for a similar purpose [Springer et al. 2016b] , and show that the two produce close to identical performance. Finally, by integrating the cuTT library into the accelerated tensor algebra library TAL-SH, we demonstrate the efficiency of the new tensor transpose implementation by running a large sample of tensor contractions. Both the cuTT and TAL-SH libraries are publicly available on GitHub 1,2
. The main contributions of this work can be summarized as follows:
• We derive two main tensor transpose algorithms, called "Tiled" and "Packed"
algorithms, that are both based on using shared memory buffers to reduce the scatter in global memory access patterns.
• We introduce an efficient thread-parallel algorithm for computing the global memory positions of tensor elements on GPU hardware, whose performance is independent of the tensor rank.
• We derive an analytical GPU performance model based on the existing MWP-CWP model that is used for picking the optimal tensor transpose algorithm and parameters at runtime without need for performance measurements or profiling.
• To the best of our knowledge, cuTT is the fastest public runtime library on NVIDIA GPUs for generic tensor transposes.
• We show that cuTT is as fast on NVIDIA GPUs as the TTC method that is based on code generation.
• We demonstrate that the tensor transpose overhead can be as low as few percent in compute intensive tensor contractions on NVIDIA GPUs.
ALGORITHMS
We will begin by going through some basic mathematical notation related to the tensor transpose operation. Let us assume we have a rank-n tensor T, that is, a tensor with n dimensions, {1, … , }, with extents { (1), … , ( )} and a total volume vol(T) (i.e. number of elements in the tensor). In our notation, the first tensor dimension is the stride-1 dimension and the subsequent dimensions increase their seniority from left to right. Let us define the cumulative volume of the tensor dimensions for a permutation { } 1 ≡ { 1 , … , } of indices {1, … , } as
is the position of dimension z in the permutation { } 1 . We define a scalar position in a rank-n tensor as the linear position in the corresponding array in computer memory where the element { } 1 ≡ { 1 , … , }, 0 ≤ < ( ) is stored
This map can be inverted to give the multi-linear coordinates { } 1 back
where the integer division is rounded down and mod() denotes the integer modulo operation. We can now write the scalar position in the transposed tensor, corresponding to transposed coordinates { } 1 , based on the scalar position in the original tensor, corresponding to coordinates { } 1 , as
Equation (1) . Such a program implements a scattered tensor transpose algorithm. Since the output tensor positions are scattered, this algorithm is not expected to deliver good performance on modern computer architectures that rely on coalesced memory accesses.
We will briefly discuss the relevant features of the NVIDIA GPU SIMT architecture. Threads on NVIDIA GPUs are arranged into groups of threads called "thread blocks". Threads within a thread block are further divided into "warps" of 32 consecutive threads. Threads within a warp execute in lock step, similarly to vector operations on a CPU. The two parts of the GPU memory hierarchy that we need to consider for a high-performance tensor transpose algorithm are global memory and shared memory. Global memory is high-capacity off-chip memory shared among all threads. It has high access latency and can deliver 128 bytes in a single transaction on 128-byte aligned addresses. Shared memory is low-capacity on-chip memory shared among the threads in a thread block that has low access latency and allows for fast random accesses to individual memory elements, with the caveat of memory bank conflicts that limit performance on certain access patterns, see Ref. [NVIDIA 2015a ].
Before describing the basic algorithm for tensor transposes on GPU, we need to define some nomenclature. The input and output tensors = {1, … , } and = { } 1 are partitioned into non-overlapping multi-indices and ̅ , and and ̅ , respectively. Multi-indices and consist of same indices but have different permutations: in the indices are in input order while in the indices are in output (i.e. transposed) order. Similarly, the indices in ̅ and ̅ are the same but in different order. We define the volume of the multi-index as the product of all the dimensions in the multi-index and drop the superscript when denoting volume since multi-indices with same indices but different permutation have the same volume, e.g. vol( ) = vol( ) = vol( ).
The multi-index is further partitioned into two potentially overlapping multiindices and , where = {1, … , } consists of the first m dimensions of the input tensor and consists of the first k dimensions of the output tensor listed in the order they are in the input tensor. Similarly, multi-index is partitioned into multi-indices and , where is with output permutation of the m dimensions and = { 1 , … , } is with output permutation of the k dimensions. It is important observe that multi-indices and define contiguous sub-volumes of size vol( ) and vol( ), and therefore global memory reads and writes to these sub-volumes can be performed at high efficiency. This observation gives rise to the basic idea behind high-performance tensor transpose algorithms on GPU: Read vol( ) using multi-index , which is contiguous up to width vol( ) , from global memory to shared memory. Then, by reading shared memory in transposed order, write vol( ) using multi-index , which is contiguous up to width vol( ), to global memory. The reason this algorithm performs well is that both the reads from global memory as well as writes to global memory are mostly coalesced; non-coalesced accesses are performed in shared memory when reading the shared memory in transposed order. This algorithm is illustrated in Figure 1 : First subvolume vol( ) of the input tensor is read from global memory into shared memory. Then, by reading from the shared memory in a transposed order, the sub-volume vol(
) is written into global memory of the output tensor. Note that although Figure 1 does not show this, the multi-indices and (and similarly and ) can overlap. Fig. 1 . Tensor transpose using a shared-memory. First, volume defined by the multiindex is read from global memory into shared memory. Then, by reading the shared memory in a transposed order, the volume defined by the mult-index is written to global memory.
The multi-indices ̅ ≡ {1, … , }\ and ̅ ≡ { } 1 \ determine the start reading and writing positions for the multi-indices and , respectively. We refer to these reading and writing positions as "major" reading and writing positions. Let ̅ = { 1 , … , ℎ } , where the dimensions are in the input order and hence 1 < 2 … < ℎ . Using Equation (1), the major reading position from global memory is then obtained from
where
where the dimensions are in the output order given by ∈ [1, … , ℎ]. We can now obtain the major writing position to global memory from
Our tensor transpose implementation relies on the efficient evaluation of Equations (2) and (3) on GPU hardware. In order to derive an algorithm to do this, it is important to note that parameter b in Equations (2) and (3) is the same for all threads within the warp. We can therefore evaluate the elements of the sum in parallel on a warp and perform a parallel reduction to get the final result. If we restrict ourselves to ℎ ≤ 32 (which is enough for our purposes) we can perform the computation on a single warp, as shown in Algorithm 1.
ALGORITHM 1. Tensor element position computation
Given:
In Algorithm 1, we first evaluate the elements of the sum in Equation (1) in parallel on all warp lanes (which is thread index modulo L) less than h and store the result in register r. It is important to note that the input variables c, d, and ct contain different values for every warp lane, while variables b and h are the same for all warp lanes. We then use the butterfly reduction [NVIDIA 2015a ] to sum the elements together to get the final result in register r. The butterfly reduction uses the __shfl_xor operation that was introduced in the NVIDIA Kepler architecture, which allows threads within a warp to pass values to each other without using shared memory. Note that the result in r is present on all warp lanes.
Similarly to the major reading and writing positions in Equations (2) and (3), we now derive formulas for calculating the minor reading and writing positions in and . Let = { 1 , … , }, where the dimensions are in the input order (hence 1 < 2 … < ) and = size( ) is the number of dimensions in . Further, let = { 1 , … , }, where the dimensions are in the output order given by ∈ [1, … , ]. We can now write the element positions as follows. The minor reading position from global memory is given by
the minor writing position to global memory is given by
and finally the reading position from shared memory is given by
Equations (2) -(6) provide the formulas required for calculation of element positions for the tensor transpose algorithm using a shared memory buffer. By utilizing Equations (2) -(6) and Algorithm 1, we will now develop the key algorithms that cuTT uses for tensor transposes.
Tiled Algorithm
Our tiled algorithm is a generalization of the basic 2D tiled matrix transpose algorithm [Harris 2013] , where the 2D part is formed by the tensor dimensions in multi-indices and , and we loop over the volume defined by the rest of the dimensions in multi-indices ̅ and ̅ . In order to use this algorithm, the multiindices and must each consist of a single dimension, in other words = = {1} and = = { 1 }. If and have the same dimensions, i.e. 1 = 1, we will be using a special "TiledCopy" algorithm where only the dimensions in ̅ and ̅ form a non-trivial permutation. The Tiled algorithm is illustrated in Figure  2 for a tile width L=4, vol( ) = 9, and vol( ) = 7, where the arrows show warps' memory access pattern: blue arrows indicate reading from memory and red arrows indicate writing to memory. In the first step shown in Figure 2 (a), an × tile is read from global memory in dataIn and written to the shared memory buffer shBuffer. In the second step shown in Figure 2 (b), the shared memory buffer shBuffer is read in a transposed order and written to global memory in dataOut. Finally, these two steps are repeated for every tile in vol( )×vol( ) and for every element in vol( ̅ ). Note that the shared memory buffer shBuffer has size ×( + 1) = 4×5. The reason for this is that had we used a × shared memory buffer, and assuming L shared memory banks, there would be L bank conflicts per read when the shared memory is read in transposed order in Figure 2 (a). In the Tiled algorithm, the major element positions are calculated using Equations (2) and (3), and Algorithm 1. The minor element positions, given in Equations (4) -(6) simplify considerably as follows. Using = + (1) with 0 ≤ < (1) and 0 ≤ < ( 1 ), in Equation (4) we obtain pMinorIn( , , ) = + ( 1 , ) and using = + ( 1 ) in Equation (5) we obtain pMinorOut( , , ) = + (1, )
Setting (1) = + 1 , ( 1 ) = , and = + with < + 1 and < in Equation (6) we obtain pSh( , , ) = + ( + 1)
As mentioned above, we also implement a "TiledCopy" algorithm for the case where
Packed Algorithm
The main limitation of the Tiled (and TiledCopy) algorithm is that and must each consist of a single dimension, in other words = {1} and = { 1 }. This limits the performance of these algorithms to cases where the first input and output dimensions are large to allow for mostly coalesced memory accesses. Here we will present a "Packed" tensor transpose algorithm that allows us to pack multiple dimensions into both and , and hence improve performance for the cases where the first input and output dimensions are small. Fig. 3 . Illustration of the Packed algorithm for L=4 and vol( ) = , where in (a) global memory is read from dataIn and written to the shared memory buffer shBuffer, and in (b) the shared memory buffer shBuffer is read in a transposed order and written to global memory dataOut. Arrows show warps' memory access pattern where blue arrows indicate reading and red arrows indicate writing. Figure 3 illustrates the Packed algorithm for L=4 and vol( ) = 30, where the blue and red arrows indicate memory reading and writing, respectively. The basic steps of the algorithm are the same as in the Tiled algorithm: In the first step in Figure 3 (a), global memory is read from dataIn and written into the shared memory buffer shBuffer. In the second step, in Figure 3(b) , the shared memory buffer shBuffer is read in a transposed order and written to global memory in dataOut. The difference between the Tiled and the Packed algorithms is that, while in the Tiled algorithm exactly two dimensions are stored into the × shared memory space, in the Packed algorithm multiple dimensions are packed into the shared memory space of size vol( ). The main limiting factor for using the Packed algorithm is therefore the size of the shared memory. At the end of this section, we will discuss how we get around this limitation by splitting one of the dimensions in .
In the Packed algorithm, the major global memory positions are calculated in the same way as in the Tiled algorithm, i.e. using Equations (2) and (3) and Algorithm 1. However, the minor memory positions given by Equations (4) -(6) must now be evaluated fully since these equations cannot be simplified in the general case. Moreover since variable k in Equations (4) - (6) is not constant across the warp, we cannot use Algorithm 1 to evaluate these equations. However, since each thread accesses only a few distinct k values, we can pre-calculate Equations (4) - (6) and store the results in registers. The size of the register arrays, nReg, is determined by vol( ) and the number of threads per thread block, nThread, and is given by
Every thread now has its own values for pMinorOut, pMinorIn, and pSh that they can access very fast. The downside of this approach is increased register usage, which in turn can lead to lower occupancy and ultimately to register spilling. We limit the amount of register storage to 1 ≤ nReg ≤ 8, for which no register spilling was observed.
As mentioned earlier in this section, use of the Packed algorithm is limited by the size of the shared memory, which must fit the entire volume vol( ). In order to go around this limitation, we implemented a second version of the Packed algorithm, called the "PackedSplit" algorithm, where we split the largest dimension ∈ into chunks such that the split volume vol( \ )⌈ ( )⁄ ⌉ fits into shared memory. PackedSplit algorithm can handle efficiently many corner cases where both Tiled and Packed algorithms give low performance. An example of such a case is where the first input dimension is large and the first output dimension is small (less than warp-width L). In this case, Tiled algorithm will perform poorly because it will use the entire warp to perform only a few writes and Packed algorithm cannot be used at all since, due to large first input dimension, vol( ) will not fit in shared memory.
Choosing the Optimal Tensor Transpose Plan
For many tensor transposes, it is possible to use multiple algorithms. Tiled (or TiledCopy if 1 = 1) algorithm can always be used, while the Packed (or PackedSplit) algorithm can only be used when there exists a choice of and such that the vol( ) (or vol( \ )⌈ ( )⁄ ⌉) elements fit into GPU's shared memory. In the case of Tiled or TiledCopy algorithms, choice of multi-indices and is trivial. However, in the case of the Packed and PackedSplit algorithms, we must choose between different choices of multi-indices and , and if the PackedSplit algorithm is used, we must additionally choose the number of splits . In summary, the algorithm and parameter choices are: Tiled (or TiledCopy if 1 = 1), Packed with { , }, and PackedSplit with { , , }.
In cuTT the choice of the algorithm and the relevant parameters are packaged into a "plan". cuTT implements an API where a plan is first created, then executed, and finally destroyed, similarly to the popular libraries such as FFTW [Frigo & Johnson 2005] and cuFFT [NVIDIA 2015b ]. This API structure enables multiple executions of the same tensor transpose without the overhead of initialization. Initialization involves memory allocations on the host and the GPU as well as copying of small memory arrays from the host to the GPU. Plan creation in cuTT takes as input the rank and dimension extents of the input tensor, as well as the permutation of the output tensor. At plan creation, cuTT creates all plans that can be executed on the target GPU. cuTT then determines the "best" plan and ignores the rest of the plans. A simple way to determine the best plan is to measure the runtime of tensor transpose execution for each plan and pick the fastest one. This measurement-based scheme is guaranteed to find the optimal plan, but it is only useful in cases where the same tensor transpose is executed multiple times and therefore the overhead of executing the measurement kernels can be absorbed. However, in many applications, such as the tensor contractions discussed in this manuscript, each tensor transpose is only executed once and therefore there is a need for a scheme that can pick the optimal algorithm with little overhead. To this end, we first tried simple "if-thenelse" schemes based on some insight on how occupancy affects GPU performance as well as size of the vol( ) and vol( ) regions such as was done in [Lyakh 2015], but they were found to be unreliable in picking the optimal plan. We therefore turned our attention to a heuristics-based scheme where the number of clock cycles per plan execution is approximated based on a GPU performance model. We decided to use the MWP-CWP GPU performance model [Hong & Kim 2009] , [Sim et al. 2012] due to its analytical form, accuracy, and because it can be used at runtime without profiling.
The MWP-CWP model is based on estimating the number of warps per streaming multiprocessor (SM) that can access memory simultaneously during one memory waiting period (MWP) and the number of warps that can finish their computation during the same period (CWP) [Hong & Kim 2009 ]. In our case the kernel execution is dominated by memory operations and we can therefore ignore the computation part, CWP. Applying the MWP-CWP model to the tensor transpose algorithms described in Sections 2.1 and 2.2, we can write the total number of execution cycles as
where is the number of cycles taken by the global memory operations per "load global -store global" iteration, ℎ is the number of cycles taken by shared memory operations, is the number of cycles taken by arithmetic and control operations, and is the number of iterations. In Equation (10) we have left out the cycles spent on thread block synchronization since we observed these were not important for the model. Because our kernels are limited by the global memory bandwidth, it is reasonable to expect to be the dominant term and we therefore spend most of our focus on it. In the MWP-CWP model, is given by
where factor 2 accounts for global memory loads and stores, is the average global memory latency, MLP is the level of intra-warp memory level parallelism, is the number of warps per thread block, and MWP is the number of warps that can access memory simultaneously during one memory waiting period. In the MWP-CWP model, the average memory latency is given by
where is the base memory access latency, is the average number of transactions per memory request, and Δ is the departure delay of memory transaction. In the original MWP-CWP model [Hong & Kim 2009] , the average number of transactions per memory request was given by
where and are the number of memory load and store transactions, and and are the number of memory load and store requests, respectively. The original MWP-CWP model was designed for pre-Kepler NVIDIA GPUs that did not have a unified L2 cache. The unified L2 cache was introduced in the NVIDIA Kepler architecture and is used in all post-Kepler architectures currently available. In NVIDIA GPUs with a unified L2 cache, all global memory loads and stores go through an L2 cache with 32-byte cache lines [NVIDIA 2015a ]. While memory loads are still accurately described by the original MWP-CWP model in Equation (12) for GPUs with a unified L2 cache, memory stores are not. This is because memory stores that only access a portion of the 32-byte cache line will need to load that cache line from global memory first, then modify the elements in L2, and then write the cache line back to global memory. These partial stores to L2 cache lines therefore increase memory latency by a factor of two. On the other hand, writing full L2 cache lines has no extra memory latency penalty since there is no need for reading from global memory to fill the cache line before writing it back. Partial stores to L2 cache lines are taken into account in our new definition of the average number of memory transactions per memory request, which is given by
where and are the number of partial and full L2 cache line stores, respectively. The factor ( + ) ⁄ in Equation (13) is the fraction of memory stores that are done to partial L2 cache lines. (11) is the average number of independent memory requests a warp performs per iteration. For the Tiled algorithm, MLP is calculated as an average over the number of full tiles ( full ), tiles cut in horizontal direction at memory read ( horz ), tiles cut in vertical direction in memory read ( vert ), and corner tiles that are cut in both directions ( corn ), and is given by In the MWP-CWP model, parameter MWP in Equation (11) is given by
MLP in Equation
where is the number of warps active per SM, = ∆ ⁄ is the number of warps that can access memory during one memory access period when the peak bandwidth is not reached, and = × is the number of warps that can access memory when the peak bandwidth is reached. Here, is the theoretical maximum memory bandwidth of the GPU, is the number of SMs on the GPU and = × is the bandwidth consumed by each warp, where is the GPU clock frequency and is the number of bytes transferred through the memory bus per request, which we estimate using
where ℎ ℎ is the combined hit rate on L1 and L2 caches and is the size of memory transactions (128 bytes for the GPUs used in this study). We use ℎ ℎ = 0.2 in all cases. The number of shared memory cycles in Equation (10) is calculated at runtime using the element positions given by Equation (6). Note that this calculation scales only up to the tensor volume in shared memory and can therefore be performed quickly.
The modified MWP-CWP model described above takes in parameters that depend on the GPU platform: , Δ, ℎ , , , , and . Of these parameters , , and are easily obtained by querying the GPU properties at runtime, while parameters , Δ, and ℎ are not publicly disclosed by NVIDIA. We obtain and Δ by using a modified version of the P-Chase micro-benchmarking method [Mei et al. 2015] where instead of using a single thread, we employ 1 to 32 threads within a single warp each accessing memory from a different 128 byte section. Figure 4 shows the number of clock cycles per global memory access in the P-Chase kernel for 1 to 32 threads within a warp for Tesla K20X, Tesla M40, and Tesla P100 GPUs. Parameters and Δ can be now determined by a linear fit of the data sets. As can be seen from Figure 4 , the data for M40 and P100 GPUs is noisy compared to the data for K20X GPU. This is because for M40 and P100 GPUs we had to use clock counts that were measured as an average over the entire P-Chase kernel run, while for the K20X we were able to measure fine-grained instruction level clock counts [Mei et al. 2015] . Fig. 4 . Number of clock cycles per global memory access in the fine-grained P-Chase kernel for 1 to 32 threads on a single warp on Tesla K20X, Tesla M40, and Tesla P100 GPUs.
The rest of the parameters, ℎ and were used as a fitting parameters to our MWP-CWP model and were optimized to minimize the number of mispredictions the heuristic scheme makes in choosing the optimal plan compared to the measurement-based scheme. The resulting parameter values are summarized in Table I . In order to use our MWP-CWP model, we need to calculate the average number of transactions per memory request, , given by Equation (13). This in turn requires us to know the number of memory requests ( and ), memory transactions ( and ) , and the number of partial and full L2 stores ( and ) . While the number of memory requests ( and ) can be easily calculated using an analytical formula, the same is not true for the number of memory transactions ( and ) and for the number of L2 stores ( and ). This is because their values depend on the memory alignment properties of the tensor transpose and can only be evaluated exactly by evaluating every element of the tensor. Such a computation would be too costly, and we have therefore resorted to a statistical estimation of , , , and , where these parameters are calculated for a set of ten random values from vol( ̅ ). Cost of each of these calculations is limited by vol( ) and hence by the size of shared memory, making this estimation tractable. We have compared the statistical estimate to the exact calculation and found that it does not produce an important additional source of error to the heuristic scheme.
Our MWP-CWP model is clearly a simplification. Among many approximations, we believe the biggest one is the use of a fixed cache hit rate ℎ ℎ for all transposes, instead of an actual estimate based on kernel and transpose properties. However, as we show in the Results Section, our model is a useful approximation that can be used to choose the optimal algorithm for tensor transposes at runtime without incurring much overhead.
RESULTS
We perform benchmark bandwidth measurements on four NVIDIA GPUs: Tesla K20X, Tesla K40m, Tesla M40, and Tesla P100. On all GPUs the ECC is on and K40m is running in the non-boost mode. The code was compiled using CUDA 7.5 for Tesla K20X and K40m GPUs, and CUDA 8.0 for Tesla M40 and P100 GPUs. We had L1 caching switched on at compile time using the "-Xptxas -dlcm=ca" CUDA compiler flag and we used level 3 optimization ("-O3") throughout.
For each GPU, we determined the maximum attainable memory bandwidth using the GPU-STREAM program [Deakin et al. 2016 ] that was compiled and run on the same hardware and software setups as the cuTT benchmarks. Benchmarks for Kepler (Tesla K20X and K40m) and Pascal (Tesla P100) architectures are performed on tensors with 8-byte (double precision) elements, while those for Maxwell (Tesla M40) architecture are performed with 4-byte (single precision) elements. We benchmark Maxwell architecture using 4-byte tensor elements because we expect that most workloads on Maxwell GPUs are going to be done in single precision due to the low double-precision floating-point operation throughput. The maximum memory bandwidths reported by GPU-STREAM for 200M 8-byte elements were: 179 GB/s for Tesla K20X, 190 GB/s for Tesla K40m, 224 GB/s for Tesla M40, and 541 GB/s for Tesla P100. In what follows, these values are used for reporting "Percentage of the maximum bandwidth" results.
Benchmark Set 1
The first set of benchmarks has the following characteristics.
(1) Tensor ranks 2 to 7. (2) Tensor volume is normally distributed with an average of 200M and standard deviation of 40M elements. (3) Ratio between the largest and the smallest tensor dimension is 1:1, 5:1, or 15:1. (4) 500 random permutations for each tensor rank. In Figures 5, 6 , and 7, we show the benchmark results for Tesla K20X, Tesla M40, and Tesla P100 GPUs, respectively. Bandwidths are calculated using Bandwidth = 2 vol( ) where vol( ) is the number of tensor elements (tensor volume), E is the size of the elements in bytes, and D is the CUDA kernel execution time in seconds. The results in Figures 5-7 show the worst, median, and best bandwidths for both heuristic and measurement based plans. As expected, the measurement-based plans always outperform the heuristic plans. The median bandwidths for Tesla K20X, shown in Figure 5 , are around 70-80% of the maximum bandwidth for both heuristic and measure based plans. For Tesla M40, shown in Figure 6 , the median bandwidths hover around 70% of the maximum bandwidth in most cases. For Tesla P100, shown in Figure 7 , the median bandwidth is around 80% of the maximum bandwidth in most cases and the worst bandwidths are around 40% of the maximum bandwidth.
Notably, suboptimal performance is seen for rank-2 tensors with 1:1 ratio on Tesla M40 GPU in Figure 6 and Tesla P100 GPU in Figure 7 , but not on Tesla K20X GPUs in Figure 5 . In order to investigate this phenomenon further, we performed a series of transposes for single-precision rank-2 tensors with the 1:1 ratio, i.e. square matrices, with side dimension ranging from 13952 to 13968. Figure 8 shows the bandwidths we obtained as a percentage of the maximum bandwidth for Tesla K20X, M40, and P100 GPUs. The horizontal axis in Figure 8 , modulo 32 of the matrix side dimension, measures the alignment of the memory accesses: At mod(dimension,32)=0 all memory accesses are perfectly aligned to 128 bytes. Square matrix transposes are a special case where, with suitable choice of dimensions, practically all memory accesses can become unaligned. From Figure 8 we see that for square matrices, 14 out of 16 choices for dimensions give rise to unaligned memory accesses. Therefore, if the dimensions are picked at random, like they are in our benchmark, it is highly likely to pick dimensions that give rise to many unaligned memory accesses. We see from Figure 8 that while the Tesla M40 GPU has high bandwidth for perfectly aligned data, performance degrades more for misaligned data than it does for Tesla K20X and Tesla P100 GPUs. Tesla K20X has the best performance overall in terms of percentage of the maximum bandwidth, while Tesla P100 is somewhere in the middle. This is the reason we see poor performance for 1:1 ratio rank-2 tensors in Figures 6 and 7, but not in 5. This analysis also suggests that it is a good idea to use at least 32 byte (i.e. 8 single-precision elements with mod(dimension,32)=8) aligned dimensions for square matrix transposes. 
Benchmark Set 2
In the second set of benchmarks we have tensors of rank 8 and 12, each having four large dimensions and all others small. Specifically, the dimensions for the rank-8 and rank-12 tensors are {5, 3, 2, 4, 35, 33, 37, 40} and {2, 3, 4, 3, 2, 2, 3, 2, 20, 18, 22, 24}, respectively. The rank-8 tensor has approximately 200M elements and the rank-12 tensor has approximately 328M elements. For both tensors, we evaluated 500 random permutations, as well as the trivial and reverse permutations. Benchmark results are shown in Figures 9(a) -(c) for Tesla K20X, M40, and P100 GPUs, where we plot the worst, best, and median bandwidths for both heuristics and measurement-based tensor transpose plans. The median bandwidths are around 70-80% of the maximum bandwidth, but the distribution of bandwidths is very wide, from 10% to 90% of the maximum bandwidth. Due to this large variation in bandwidths, it is interesting to look at how they are distributed. This is shown in Figure 9 (d) that plots the histograms of bandwidths for Tesla K20X for rank-12 tensors. As can be seen from Figure 9 (d), the heuristics-based tensor transpose plans have a long tail on the low bandwidth side that gives rise to the worst cases recorded in Figure 9 (a), while the median bandwidth is not affected as much.
Benchmark Set 3
The final set of tensor transpose benchmarks consists of the 57 tensor transposes that were used in evaluating the performance of the TTC compiler by Springer et al. [Springer et al. 2016b] , thus enabling us to make a direct comparison with their approach. In order to facilitate comparison with their results, we modified our CUDA kernels such that instead of just writing to global memory, we perform accumulation exactly as was done by Springer et al.: read input, read output, accumulate, write output. Since there are three global memory operations now, the bandwidth is calculated as Bandwidth = 3 vol( ) Fig. 10 . Benchmarks for 57 tensor transposes used by Springer et al. [Springer et al. 2016b ] on Tesla K40m.
Our benchmark results are shown in Figure 10 where we measure the bandwidth in GigaBytes (GiB) per second in order to facilitate direct comparison with Springer et al. [Springer et al. 2016b ]. Comparing our results in Figure 10 with those by Springer et al., we see that they are quite similar: both hover in the range 120 to 160 GiB/s. Our benchmarks are slightly better in that they never dip below 120 GiB/s while those by Springer et al. do. However, overall both benchmarks can be said to show essentially the same performance. The median of the results shown in Figure 9 is 145 GiB/s or 82% of the maximum bandwidth.
Tensor Contraction Benchmarks
In addition to the pure tensor transpose benchmarks in Sections 3.1-3.3, we also benchmarked a large sample of random tensor contractions, in which the overall performance and the tensor transpose overhead were measured. As we mentioned in the introduction, in the indirect implementation of the tensor contraction operation the performance of the tensor transpose step is crucial for efficiency [Lyakh 2015] . In general, a binary tensor contraction can involve up to four tensor transposes (two forward transposes for the two input tensors, one forward and one backward transpose for the output tensor). Clearly, for memory-bandwidth-bound tensor contractions (tensor contractions with low arithmetic intensity), the overhead of the tensor transpose steps will necessarily be significant, but at least not as high as it could be without using the optimized tensor transpose algorithm presented in this paper. For compute-bound tensor contractions (tensor contractions with high arithmetic intensity), we further decrease the tensor transpose overhead, achieving as low as 1% (or even less) for some highly arithmetically intensive tensors contractions.
The benchmarks presented below were performed with the use of the tensor algebra library TAL-SH which implements basic tensor algebra operations on multi-core CPU and NVIDIA GPU, supporting multiple GPU accelerators per node. The cuTT library was integrated into TAL-SH to ensure efficiency of the tensor transpose step in tensor contractions. In the Tesla K20X benchmarks, both codes were compiled with the GNU compiler version 5.3.0 and NVIDIA CUDA 7.5. In the Tesla M40 and P100 benchmarks, both codes were compiled with the GNU compiler version 5.4.0 and NVIDIA CUDA 8.0. The Tesla K20x benchmarks were run on a single node of the Titan supercomputer at the Oak Ridge Leadership Computing Facility. The Tesla M40 and P100 benchmarks were run on the PSG development cluster at NVIDIA.
Our benchmark sample comprises 9306 random tensor contractions, where all possible tensor contraction configurations involving tensors up to rank 8 were considered. Also, each tensor contraction was run twice. For a given tensor rank, we randomly choose the location of the contracted and uncontracted dimensions while limiting ourselves up to 64 specific tensor contraction patterns for each unique tensor contraction configuration (in some cases the underlying tensor contraction configuration contained less than 64 unique patterns). In each input tensor, up to 4 large (unbounded) dimensions were allowed; the extent of other dimensions was restricted to 8. The large dimensions were chosen as the leading ones in the tensor storage layout. In each tensor contraction on K20X, the volume of the largest tensor was adjusted from below to be as close as possible to 75M elements of double precision or 150M elements of single precision, which was enforced by scaling up its large (unbounded) dimensions (also causing the change in the corresponding dimensions in other tensors). In the M40 and P100 benchmarks, the corresponding target volumes were doubled to 150M and 300M elements of double and single precision, respectively. High-rank tensors could require downscaling of all their dimensions to fit within the specified tensor volume limit (clearly, higher tensor ranks result in smaller tensor dimensions). It is important to note that all benchmarked tensor contractions required at least one tensor transpose step, and many of them required more than 1, with up to 4 in general.
Figures 11(a) and 11(b) show the GFlop/s (billion floating-point operations per second) our benchmarks achieved on Tesla K20X in single and double precision, respectively. The time a tensor contraction took was measured using CUDA events, starting from the first tensor transpose kernel on GPU and ending right after the last operation on GPU. The floating-point performance is plotted against arithmetic intensity of tensor contractions (the tensor contraction sample was binned into 8 subranges with respect to arithmetic intensity). Arithmetic intensity for tensor contraction = + • is given by
where vol( ), vol( ), and vol( ) are the tensor volumes (i.e., number of elements). As one can see, the plots have a similar shape and the single-precision performance is about twice higher than the double-precision performance. Arithmetic intensities of few thousands recover most of the Flop/s delivered by the optimized cuBLAS GEMM routine, that is, the tensor transpose overhead is negligible (on average). However, the performance drops quickly with decreasing arithmetic intensity (moving from the compute-bound to memory-bandwidth-bound region). Tensor contractions with arithmetic intensity less than a thousand are less likely candidates for GPU accelerated computing. . We can notice a decline in the average performance as compared to the best-case performance chart. Also, for some reason, we observed a drop in the cuBLAS SGEMM performance for very high arithmetic intensities, causing a noticeable drop in the best-case tensor contraction performance that can be seen in the far right part of the plot. Finally, Figure 13 (a) and 13(b) illustrate the single-and double-precision 3 Due to resource usage limits, we could only benchmark about 90% of the full tensor contraction sample on NVIDIA M40. However, this is not expected to noticeably affect the performance results. Worst performance on Tesla P100, achieving an impressive ~8 TFlop/s and ~4.5 TFlop/s at best, respectively. Also, on Tesla P100, the average double-precision performance is noticeably closer to the best-case performance, making it a very attractive GPU choice for numeric tensor algebra workloads. 
CONCLUSIONS
We have presented a high-performance tensor transpose library for CUDA compatible GPUs that provides an efficient implementation of the general tensor transpose operation independent of the tensor rank.
At its core, the library consists of two algorithms, called the Tiled and the Packed algorithms, that are both based on maximizing the amount of coalesced global memory accesses by using a shared memory buffer, but otherwise differ in their memory access patterns. The key innovation that enables us to achieve high performance independent of the tensor rank is the warp-parallel calculation of global memory element positions presented in Algorithm 1.
By performing extensive benchmarks on three generations of NVIDIA GPUs, we show that cuTT on average achieves approximately 70-80% of the maximum attainable bandwidth for Kepler, Maxwell, and Pascal GPU architectures. Our benchmarks include tensor ranks 2 up to 12 and show that the cuTT library performance is independent of the tensor rank. We also make comparison with the performance of the TTC compiler by Springer et al. [Springer et al. 2016b] and show that cuTT, a fully runtime library, achieves the same performance as this compiler based approach. We believe further improvements to cuTT performance are possible. To this end, it is useful to look for tensor transpose examples that have the worst performance and try optimizing those.
We derived and implemented an advanced heuristic scheme for picking the optimal plan for tensor transposes that is based on the MWP-CWP GPU performance model. Our heuristic scheme is able to pick the optimal plan for tensor transposes reliably: Benchmarks using heuristic plans are competitive against benchmarks using measurement-based plans. However, improvements to the heuristic scheme are welcome since it suffers, in addition to not being 100% accurate, from other inadequacies: With the introduction of new GPU architectures, the parameters have to be re-fitted, or worse, the entire performance model has to be redefined. Also, the computation of the number of memory accesses that is required for the heuristic scheme can become CPU compute intensive for high rank tensors especially on CPUs that have relatively low single core performance such as the IBM Power CPUs. Alternatives to using the MWP-CWP performance model could include approaches that use decision trees or machine learning.
By integrating the cuTT library into the tensor algebra library TAL-SH, we have shown that cuTT can decrease the tensor transpose overhead in the indirect GPU implementation of the tensor contraction operation down to 1% (or even less) for high arithmetic intensity tensor contractions. Yet, the tensor transpose overhead is growing very quickly with decreasing arithmetic intensity. To this end, possibly specialized approaches based on fusing the matrix multiplication and transpose kernels could yield better performance.
The work presented in this article specifically focused on the efficient implementation of tensor transposes on GPU and it is not clear how well the same algorithms could be adapted to CPU platforms. However, the idea presented in Algorithm 1 of calculating the tensor element positions in parallel should be applicable to CPUs with wide vectors, particularly the Intel Xeon Phi processors.
